Abstract-This paper presents a physics-based model of a silicon carbide bipolar junction transistor and verification of its validity through experimental testing. The Fourier series solution is used to solve the ambipolar diffusion equation in the transistor collector region. The model is realized using MATLAB and Simulink. The experimental results of static operation and also the simulated and experimental results of switching waveforms are given.
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I. INTRODUCTION

I
N RECENT years, silicon carbide (SiC) has been recognized as a potential candidate material to realize highperformance switches in the high-power, high-frequency, and high-temperature area due to its superior material properties such as wider bandgap, higher saturation velocity, higher electric field strength, and higher thermal conductivity compared to Si and GaAs.
The SiC Schottky diode was the first commercially available power switch [1] . The SiC power MOSFET has drawn a lot of attention due to the advantages of a unipolar device and ease of gate control. However, the poor reliability of MOSchannel mobility and the dielectric oxide, especially in high electric fields, has greatly hampered the development of the SiC MOSFET [2] . Bipolar devices such as the power bipolar junction transistor (BJT), gate turn-off thyristor (GTO), and insulated gate bipolar transistor (IGBT) provide further utilization of SiC material in high-power and high-temperature applications.
BJTs based on 4H-SiC have the advantages of no gate oxide and low on-state voltage in the lightly doped drift region due to double-sided high-level injection. The first 6H-SiC BJT with a blocking voltage of 50 V and a common-emitter current gain of 4-8 was fabricated in 1978 [3] . The first 4H-SiC BJT was reported to have a capability of open-base blocking voltage rated at 800 V and a common-emitter current gain (the ratio of the collector current to the base current) of 9 [4] . Recently, the 4H-SiC NPN BJT with a 6-kV open-base blocking voltage (V CEO ) and 28 mΩ cm 2 specific on-resistance has been reported with a corresponding common-emitter current gain of 3 [5] .
In power electronics, SiC BJTs could be used as switches having two states: ON and OFF. These states are important in determining the efficiency and applicability of the BJT, while the transient processes between the two states have an important role in determining the energy losses, reliability, and performance of the circuit.
The objective of this study is modeling, simulation, and validation of the transient processes in a 4H-SiC BJT (1200 V-5 A SiC BJT, Cree, Durham, NC).
II. MODELING
Although SiC power BJTs have been fabricated and measured for several years, there are no physics-based models appropriate for circuit designers. The few models in the public domain have dealt with characterization of the current gain [6] . In this section, the development and implementation of a level-3 physics-based model [7] of a SiC BJT based on a Fourier series solution of the ADE equation using MATLAB and Simulink is presented.
The SiC BJT is simulated under inductive load switching condition. The circuit schematic is shown in Fig. 1 . A freewheeling high-voltage SiC diode is employed in the simulation model. Table I provides the BJT parameters, as provided by the manu- facturer, used in the simulation and Fig. 2 presents the structure of the SiC BJT. The carrier lifetimes were estimated based on experimental switching waveforms.
The circuit parameters listed in Table II are used for simulation of the SiC BJT under clamped inductive switching load.
The Fourier-series-based electrical model for power devices has been thoroughly introduced in [8] - [10] . The basic idea is to solve the ADE through a Fourier-series expansion.
The basic 1-D structure of the SiC BJT is illustrated in Fig. 3 . The BJT is divided into four regions: the N + emitter, P-base, N − drift region, and N + collector region. The external and internal electron and hole currents are indicated for each region.
A. N + Emitter Region
The N + emitter layer can be simply characterized as a hole sink. The hole current at junction J 0 is obtained by the equation
( 
The electron current component at junction J 0 is determined by
The voltage drop across the junction J 0 is
B. P-Base Region
The P-base region is used to find the boundary current at junction J 1 . The lumped charge method is used to model the charge behavior in the base region due to its moderate doping level and comparatively narrow base width. The injected carrier distribution in the base region during conduction is shown in Fig. 4 .
Using the continuity equation for the base region, the injected minority carrier charge is described by the relation
where τ BHL is the high-level lifetime in the P-base region. The total electron charge in the base is expressed as
where n B 0 is the electron concentration at the base region boundary on the emitter side and W B is the base width. The electron concentration at the base region boundary on the collector side, n B 1 , is related to the excess carrier concentration p x 1 by the doping concentration of the base P B by the equation
Since the diffusion length in the base region is much greater than the base width, the gradient of the electron concentration is approximately linear, giving the electron current at the basecollector junction, J 1 , as
The base-emitter voltage V B E is calculated by the equation
The voltage drop in this region is calculated during the ON state. The injected excess carrier concentration is determined by the ADE. As for all power switches, high-level injection and quasi-neutral conditions exist. Under high-level injection conditions, the ADE describes the carrier dynamics in the majority of this region
where D is the ambipolar diffusion coefficient, τ is the high-level carrier lifetime within the drift region, and p(x, t) is the excess carrier concentration. The Fourier-series solution of the excess carrier distribution has been proposed in [11] as the solution of the second-order partial differential diffusion equation. It is converted into an infinite set of first-order linear differential equations [solutions in ( [11] )]
where
The solution to the ADE is given by the following first-order differential equations as each of them refers to a harmonic p k (t) of the total minority carrier density p(x,t):
The solution to the ADE is determined by using the boundary conditions at the edges of the charge storage region (CSR). The representation requires the width of the undepleted region and the hole and electron currents at the boundaries of the drift region, which give the gradients of the carrier concentrations at x 1 and x 2 , respectively. The required boundary conditions are given in
The displacement currents I disp1 and I disp2 are due to the changing depletion widths at junctions J 1 and J 2 
The feedback constant K F V is set to 10 −12 , which gives good convergence and minimal error [12] . The associated depletion widths W d 1 and W d 2 are calculated using a step doping concentration change on each side of the junction
The boundary positions x 1 and x 2 are calculated by
The voltages at junctions J 1 and J 2 are
The voltage drop in the carrier storage region V CSR is calculated based on the injected carrier concentration. The 1-D charge distribution in the lightly doped (carrier storage, CSR) region during the ON state is illustrated in Fig. 5 .
The CSR is divided into equal width segments with the number of segments (M) being the same as the number of terms in the truncated Fourier series. The carrier distribution at every point is generated through the inverse Fourier transformation, while the carrier distribution between two points is a linear interpolation. Based on [11] , the voltage drop in the region V CSR at any time is calculated by
where the carrier distribution p T (k ) is calculated as
D. N + Collector Region
The N + collector region is similar to the N + emitter region as it is also a hole sink. The hole current at junction J 2 is obtained by the equation
The electron current at junction J 2 is
E. Voltage Drop
The voltage drop V C E across the high-power SiC BJT is comprised of six components including voltages across junctions J 0 , J 1 and pseudojunction J 2 , the voltage across the two depletion regions V d 1 and V d 2 , and the voltage across the carrier storage region V CSR
III. REALIZATION IN SIMULINK
The model of the high-power SiC BJT is implemented using MATLAB incorporated with Simulink. It is straightforward to couple Simulink to the numerical algorithm to solve differential equations [13] . The MATLAB program is used to input the basic parameters used by the Simulink program. The input parameters for the Simulink model are the device geometry parameters, the doping concentrations in each region (assumed to be uniform), charge carrier diffusion coefficients, and minority carrier lifetimes of different regions. SiC material parameters, such as hole and electron mobilities, dielectric permittivity, carrier saturation velocity, and the intrinsic carrier concentration (at 300 K), are also needed.
The implementation of the behavior of the BJT in Simulink requires use of a stiff solver due to the widely different time constants present in the model. Suitable solvers for simulation of power semiconductor devices are ode15s and ode23tb [14] . The configuration parameters chosen for the SiC BJT model are solver 23s (stiff/Mod. Rosenbrock); the maximum and minimum step sizes are, respectively, 10 −6 and 10 −120 s. The initial step size is set to "auto." The relative and absolute tolerances are set to be 10 −3 and 10 −5 , respectively. The simulation advanced options are set to use inline parameters, which means that the parameters are fixed during a simulation run. The zero-crossing control is set to be "disable all."
The electrical test circuit (see Fig. 1 ) of the SiC BJT under clamped inductive switching is realized in the MAT-LAB/Simulink environment. The diagram is presented in Fig. 6 .
The high-power SiC BJT Simulink model is presented in Fig. 7 . It has two inputs, collector and base currents, and two outputs, base-emitter and collector-emitter voltages. The BJT subsystem further contains embedded subsystems of the N − drift region, the P-base, the N + N − pseudojunction, N + emitter, and a sum for the total voltage drop.
The N + emitter subsystem is used to calculate the voltage drop at junction J 0 using (4).
The P-base subsystem is used to calculate the current I n 1 , voltage V B E , and minority carrier concentration n B 0 at junction J 0 by using (5)- (9) .
The N − drift region subsystem presented in Fig. 8 is the most important and complicated subsystem in the power BJT model. It consists of four subsystems: carrier storage region (CSR), feedback, drift region voltage drop, and displacement current.
The CSR subsystem provides the solution to the ADE, (10), by using the Fourier solution; (13) ; and the boundary conditions of (14) . The feedback subsystem uses the output data from the CSR subsystem, the charge carrier densities p x 1 and p x 2 , as inputs. These carrier densities are used to determine V d 1 and V d 2 using (16) . The boundary positions x 1 and x 2 are calculated using (17) and (18). They are input signals to the CSR subsystem, and also to the displacement current subsystem.
The value for the carrier densities p x 1 and p x 2 are limited to the minimum of n i and used to calculate the junction voltage V j 1 and V j 2 using (19). The N + N − junction subsystem calculates I n 2 and I p 2 ; (22) and (23).
The total voltage V C E is given as a sum the junction, the drift region, and the depletion layer voltages from (24).
IV. MEASUREMENT AND SIMULATION RESULT OF SIC BJT
To evaluate the behavior of the power semiconductor switches, two basic tests are usually employed: a static test and a dynamic test [15] . Generally, the static measurement is used to validate dc current and voltage characteristics while the dynamic test is used for measuring transient switching behavior.
The static measurement includes the I-V and C-V characteristics of semiconductor devices under dc conditions, breakdown voltage, and on-state voltage drop. The BJT dies used for the measurements are rated at 1200 V-5A. The I-V curves are measured with a curve tracer, Tektronix TEK 371A.
The measured common emitter I-V curves at room temperature for two different ranges of collector emitter voltage V C E 0-2 V and 0-10 V are plotted in Fig. 9 . The base current is increased from 0 to 90 mA in steps of 10 mA. Typically increasing the collector-emitter voltage when the transistors are operating in the active region results in a slight positive slope due to the Early effect. Instead, for the high-power SiC BJTs, it was observed that the collector current remained constant for low-base current values (I B < 50 mA). For base currents higher than 50 mA, an increasing V C E leads to a decrease in collector current. This is thought to be due to self-heating, which reduces the carrier mobility, and from increased effects due to surface states in these small-area devices [15] . The dc characteristics are only included as supplemental information for the reader. The core of the work was to extend previously developed Si IGBT models to SiC BJT for future converter designs. Therefore, modeling the switching operations is of prime importance.
The experimental and simulation results of the inductive switching tests on the SiC BJT at 450 V are presented in Fig. 10 . It can be noticed that there is a small discrepancy between the experimental and simulation results during turn-on and turn-off. This discrepancy between the measured and simulated collector currents is probably caused by the differences in the freewheeling diode used in the model as compared to the experiments. The switching experiment was done using a high-voltage Schottky diode C3D20060, while during the simulation a power SiC PN − N + diode model was used. The details of the diode model are given in [11] and [16] . The intent of using the pin diode structure was to verify the robustness of the device models through convergence of the simulation to the correct results when using more than one power device. The focus in this study was on the BJT behavior, so only the diode recovery was important for a correct description of the BJT behavior. Hence, the recovery time of the modeled SiC PN − N + diode was adjusted to match the reverse recovery behavior of the Schottky diode.
From the results of the switching tests, it can be noted that there was approximately a 40-ns rise-time during collector 
V. CONCLUSION
At the current density switched, 400 A/cm 2 , the BJT exhibits about a 2-V forward collector-emitter drop. This is about 0.5 V larger than in a Si IGBT rated for the same breakdown. However, at higher breakdown ratings, the SiC BJT should exceed the Si IGBT performance in internal power loss and exhibit superior thermal behavior, both in junction temperature and thermal conductivity.
It should also be noted that the SiC BJT does not exhibit a quasi-saturation region as is typical in Si power bipolar transistors. It is yet to be determined if SiC BJTs exhibit second breakdown effects as their Si counterparts do. The devices tested seem robust and not prone to turn-off failure during inductive switching.
Further refinements in the Fourier modeling are underway and will be extended to other SiC bipolar structures such as a GTO.
